



- (g) Explain the following terms in context to cache memory :
- (i) Hit Ratio
  - (ii) Locality of reference (5)

### SECTION – B

2. (a) The content of PC in the basic computer is 3AF (all numbers in hexadecimal). The content of AC is 7EC3. The content of memory at address 3AF is 932E. The content of memory at address 32E is 09AC. The content of memory at address 9AC is 8B9F. Identify the instruction that will be fetched and executed next. Show the contents of registers PC, AR, DR, AC, IR and SC in Hex for each timing signal. Show the values of E and I also. (5)
  - (b) List the micro operations for executing ADD and ISZ micro instructions. (2+3)
  3. (a) Briefly explain with the help of a diagram the mechanism of next address generation for the micro programmed control unit. (6)
  - (b) Formulate a mapping procedure that provides eight consecutive micro-instructions of each routine of a typical computer. The operation code has five bits and the control memory has 2048 words. (4)
  4. (a) Give the different fields of an Assembly language. Give three examples of pseudo-instruction. (2+3)
  - (b) An instruction stored at location 500 with its address field at location 501. The address field has value 600. A processor register R1 contains the number 300. Evaluate the effective address if the addressing mode of the instruction is (a) direct; (b) immediate; (c) relative; (d) register indirect; (e) index with R1 as the index register. (5)
  5. (a) Derive an expression for a speed up factor of a k-segment instruction pipeline. Explain the functioning of a **four** segment instruction pipeline with its space-time diagram. (6)
  - (b) Distinguish between memory mapped I/O and the Isolated I/O. (4)
  6. (a) Explain in detail about set-associative mapping with the help of example. (6)
  - (b) Distinguish between Hardwired and Micro-programmed control. (4)
  7. (a) Explain functioning of Direct Memory Access (DMA) I/O operation with the help of block diagram. (5)
  - (b) Explain following addressing modes (i) Auto increment (ii) base register addressing mode. (2+3)
- (300)